Introduction
Epitarial single crystalline high-k dielectrics directly grown on Si, which enable further reduction of equivalent oxide thickness (EOT) layer. An atomic step is also clearly observed.
We have proposed a new method to construct "ideal" CV curves for ultra-thin gate dielectrics taking account of quantum mechanical effects in a Si substrate [3] . As shown in Fig.3 , "ideal" CV curves (re-constructed from the experimental CV data of a SiO2(3.5nmysi(1l l) capacitor) show good agreements with CV data of CeO2/Si(l I l) capacitors, which were obtained by the two frequency CV method (f=200kHz and lMHz) t4l. No hysteresis was observed in the CV measurements. EOT of CeO2 epita:<ial layers (Tpny, : 5nm and 10nm) were estimated to be 0.38nm and 0.75nm, respectively. EOT has a good linear relation with Tpny, as shown in Fig.4 . D1 is obtained to be 1.2 x 10l3cm-2eV-l from the maximum G1t at F200kHz (Di72(Go/crr)*u*/q ). This D1 value is the same order as that of a Zr-silicate MIS capacitor without post annealing [3] . Further reduction of D;1will be investigated. Figure 6 shows the relationship between EOT and leakage current density (J) at an equivalent electrical field of 5 MV/cm for a CeO2 MIS capacitor (To6r,:5nm), compared with SiO2 MIS capacitors [6] . J (0.9Alcm') for the CeO2 capacitor (EOT:0.38nm) is six orders of magnitude lower than the expected J for SiO2 capacitors with the same EOT.
Conclusions
We have grown CeOz directly on Si (1 11) by MBE. EOT as low as 0.38nm and high e (-52) were obtained by elimination of an interfacial layer and single crystalline properties of CeO2. We revealed that single crystalline CeO2 directly grown on Si really works as gate dielectrics. Dt is estimated to be 1.2 x 1013cm-2eV'1.
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